Product Description: Die Stadt Beeskow verfügt im Vergleich mit anderen Städten in der Mark Brandenburg und der Niederlausitz über einen umfänglichen, inhaltsreichen und gut erhaltenen Bestand an Urkunden aus dem späten Mittelalter und der frühen Neuzeit, deren Inhalte hier zum ersten Mal in Form von 255 Regesten ausführlich beschrieben werden...read more

Fault analysis of highly-integrated semiconductor circuits has become an indispensable discipline in the optimization of product quality. Integrated Circuit Failure Analysis describes state-of-the-art procedures for exposing suspected failure sites in semiconductor devices. The author adopts a hands-on problem-oriented approach, founded on many years of practical experience, complemented by the explanation of basic theoretical principles. Features include: Advanced methods in device preparation and technical procedures for package inspection and semiconductor reliability. Illustration of chip isolation and step-by-step delayering of chips by wet chemical and modern plasma dry etching techniques. Particular analysis of bipolar and MOS circuits, although techniques are equally relevant to other semiconductors. Advice on the choice of suitable laboratory equipment. Numerous photographs and drawings providing guidance for checking results. Focusing on modern techniques, this practical text will enable both academic and industrial researchers and IC designers to expand the range of analytical and preparative methods at their disposal and to adapt to the needs of new technologies.