search for books and compare prices
By
Justin Davis and
Robert Reese
Price
Store
Arrives
Preparing
Shipping
Jump quickly to results on these stores:
The price is the lowest for any condition, which may be new or used; other conditions may also be available.
Jump down to see edition details for: Paperback
Bibliographic Detail
Publisher
Morgan & Claypool
Publication date
February 15, 2008
Pages
113
Binding
Paperback
Book category
Adult Non-Fiction
ISBN-13
9781598295290
ISBN-10
1598295292
Dimensions
0.25 by 7.75 by 9.50 in.
Weight
0.50 lbs.
Original list price
$40.00
Amazon.com says people who bought this book also bought:
Fundamentals of Digital Logic With Verilog Design | Introduction to Logical Synthesis Using Verilog HDL
Fundamentals of Digital Logic With Verilog Design | Introduction to Logical Synthesis Using Verilog HDL
Summaries and Reviews
Editions
Paperback
The price comparison is for this edition
With Justin Davis |
from Morgan & Claypool (February 15, 2008); titled "Finite State Machine Datapath Design, Optimization, and Implementation"
9781598295290 | details & prices | 113 pages | 7.75 × 9.50 × 0.25 in. | 0.50 lbs | List price $40.00
Pricing is shown for items sent to or within the U.S., excluding shipping and tax. Please consult the store to determine exact fees. No warranties are made express or implied about the accuracy, timeliness, merit, or value of the information provided. Information subject to change without notice. isbn.nu is not a bookseller, just an information source.