search for books and compare prices
RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design
Price
Store
Arrives
Preparing
Shipping
The price is the lowest for any condition, which may be new or used; other conditions may also be available.
Bibliographic Detail
Publisher
CreateSpace Independent Publishing Platform
Publication date
June 10, 2017
Pages
488
Binding
Paperback
ISBN-13
9781546776345
ISBN-10
1546776346
Dimensions
1.10 by 6 by 9 in.
Weight
1.46 lbs.
Original list price
$120.00
Amazon.com says people who bought this book also bought:
Designing Digital Systems With SystemVerilog (v2.0) | FPGA Prototyping by SystemVerilog Examples: Xilinx MicroBlaze MCS SoC Edition | Logic Design and Verification Using SystemVerilog (Revised) | The UVM Primer: A Step-by-Step Introduction to the Universal Verification Methodology | Computer Architecture, Sixth Edition: A Quantitative Approach (The Morgan Kaufmann Series in Computer Architecture and Design) | SystemVerilog for Verification | Verilog by Example
Designing Digital Systems With SystemVerilog (v2.0) | FPGA Prototyping by SystemVerilog Examples: Xilinx MicroBlaze MCS SoC Edition | Logic Design and Verification Using SystemVerilog (Revised) | The UVM Primer: A Step-by-Step Introduction to the Universal Verification Methodology | Computer Architecture, Sixth Edition: A Quantitative Approach (The Morgan Kaufmann Series in Computer Architecture and Design) | SystemVerilog for Verification | Verilog by Example
Summaries and Reviews
Pricing is shown for items sent to or within the U.S., excluding shipping and tax. Please consult the store to determine exact fees. No warranties are made express or implied about the accuracy, timeliness, merit, or value of the information provided. Information subject to change without notice. isbn.nu is not a bookseller, just an information source.