search for books and compare prices
The UVM Primer: A Step-by-Step Introduction to the Universal Verification Methodology
By
Ray Salemi
Price
Store
Arrives
Preparing
Shipping
The price is the lowest for any condition, which may be new or used; other conditions may also be available.
Bibliographic Detail
Publisher
Boston Light Press
Publication date
October 23, 2013
Pages
194
Binding
Paperback
ISBN-13
9780974164939
ISBN-10
0974164933
Dimensions
0.44 by 8.50 by 11 in.
Weight
1 lbs.
Original list price
$47.95
Amazon.com says people who bought this book also bought:
Cracking Digital VLSI Verification Interview: Interview Success | Logic Design and Verification Using SystemVerilog (Revised) | RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design | A Practical Guide to Adopting the Universal Verification Methodology (Uvm) Second Edition | SystemVerilog for Verification | Systemverilog for Verification | Digital Logic Rtl & Verilog Interview Questions
Cracking Digital VLSI Verification Interview: Interview Success | Logic Design and Verification Using SystemVerilog (Revised) | RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design | A Practical Guide to Adopting the Universal Verification Methodology (Uvm) Second Edition | SystemVerilog for Verification | Systemverilog for Verification | Digital Logic Rtl & Verilog Interview Questions
Summaries and Reviews
Pricing is shown for items sent to or within the U.S., excluding shipping and tax. Please consult the store to determine exact fees. No warranties are made express or implied about the accuracy, timeliness, merit, or value of the information provided. Information subject to change without notice. isbn.nu is not a bookseller, just an information source.