search for books and compare prices
Tables of Contents for Phase-Locked Loops for Wireless Communications
Chapter/Section Title
Page #
Page Count
PREFACE
xiii
 
1 THE EARLY HISTORY OF PHASE-LOCKED LOOPS
1
8
1.1 History
1
5
1.2 References
6
3
2 ANALOG PHASE-LOCKED LOOPS
9
42
2.1 Time Domain Analysis of Phase-Locked Loops
9
8
2.2 Frequency Domain Analysis of Phase-Locked Loops
17
2
2.3 Partial Fraction Expansion
19
6
2.4 First Order Loop Responses
25
2
2.5 Definition of Loop Order
27
1
2.6 Second Order Phase-Locked Loops
27
13
2.7 Third Order Phase-Locked Loops
40
7
2.8 References
47
1
2.9 Problems
48
3
3 ROOT LOCUS AND FREQUENCY ANALYSIS
51
50
3.1 Root Locus
51
10
3.2 Frequency Analysis
61
8
3.3 FM Demodulator
69
8
3.4 Noise Bandwidth
77
7
3.5 Third Order Phase-Locked Loop Design
84
11
3.6 References
95
1
3.7 Problems
96
5
4 ACQUISITION AND TRACKING
101
26
4.1 First Order Acquisition
101
4
4.2 Second Order Loop Acquisition
105
9
4.3 Acquisition in Noise
114
4
4.4 Frequency Sweeping
118
2
4.5 Acquisition Summary
120
2
4.6 Summary of Analog Phase-Locked Loop Design Equations
122
2
4.7 References
124
1
4.8 Problems
125
2
5 DIGITAL TRANSFORMS
127
26
5.1 The Pulse Transform
127
6
5.2 Z Transform
133
5
5.3 Inverse Z-Transform
138
2
5.4 Partial Fraction Expansion
140
2
5.5 Synthetic Division
142
3
5.6 Modified Z-Transform
145
3
5.7 Zero Order Hold
148
2
5.8 References
150
1
5.9 Problems
151
2
6 DIGITAL CLOSED LOOP ANALYSIS
153
30
6.1 Loops With Samplers
153
7
6.2 Multirate Sampling
160
19
6.3 References
179
1
6.4 Problems
180
3
7 DIGITAL TRANSFORMATIONS OF ANALOG PHASE-LOCKED LOOPS
183
32
7.1 Analog Loop Transformations
184
13
7.2 All Digital Loops With Block Elements
197
1
7.3 Loop Filter Transformations
198
2
7.4 VCOs
200
3
7.5 Complete Digital PLL Equations
203
8
7.6 References
211
1
7.7 Problems
211
4
8 STABILITY AND FREQUENCY RESPONSE OF DIGITAL LOOPS
215
24
8.1 Stability
215
12
8.2 Noise Bandwidth of Digital Phase-Locked Loops
227
7
8.3 Sampling Rate Effect Upon Loop Bandwidth
234
1
8.4 References
235
1
8.5 Problems
236
3
9 ALL DIGITAL PHASE-LOCKED LOOPS
239
32
9.1 Non-Uniform Sampling
239
9
9.2 Noise Analysis of the Second Order Loop
248
4
9.3 Noise Bandwidth of First Order Loops
252
2
9.4 Components of Digital Phase-Locked Loops
254
3
9.5 Phase Detectors
257
9
9.6 References
266
1
9.7 Problems
267
4
10 DIGITAL PLL RESPONSES AND ACQUISITION
271
34
10.1 Linearized Input Responses
271
8
10.2 Nonlinear Analysis
279
6
10.3 Phase Plane Analysis
285
2
10.4 Phase Error Variance
287
4
10.5 Probability of Acquisition
291
2
10.6 Probability of Cycle Slip
293
2
10.7 Nonlinear Analysis of Second Order Loops
295
4
10.8 Acquisition for Non-Uniform Sampling Phase-Locked Loops
299
2
10.9 References
301
1
10.10 Problems
302
3
11 SYNCHRONIZERS FOR DIGITAL COMMUNICATIONS
305
44
11.1 The Synchronization Problem
305
7
11.2 BPSK and QPSK Synchronization
312
8
11.3 Lock Detectors
320
3
11.4 Costas Loops
323
2
11.5 Timing Synchronizers
325
14
11.6 Interpolators
339
4
11.7 References
343
3
11.8 Problems
346
3
12 PHASE NOISE ANALYSIS
349
22
12.1 Introduction to Phase Noise
349
4
12.2 Phase Noise in Phase-Locked Loops
353
4
12.3 Phase Noise of Oscillators
357
3
12.4 Phase Noise of Dividers
360
3
12.5 Consequences of Phase Noise
363
1
12.6 Phase Noise Measurements
364
2
12.7 References
366
2
12.8 Problems
368
3
APPENDIX A LAPLACE TRANSFORMS
371
2
APPENDIX B Z TRANSFORMS
373
2
INDEX
375